A performance technique overlapping instruction execution stages (fetch, decode, execute, memory, write-back) enabling multiple instructions in various stages simultaneously. Pipelining improves throughput without increasing clock speed. Hazards can reduce efficiency.